



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/671,981	09/25/2003	Phuc Ky Do	RPS920030089US1	8869
47052	7590	08/10/2005	EXAMINER	
SAWYER LAW GROUP LLP PO BOX 51418 PALO ALTO, CA 94303			PARK, ILWOO	
			ART UNIT	PAPER NUMBER
			2182	

DATE MAILED: 08/10/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

10/671,981

Applicant(s)

DO ET AL.

Examiner

Ilwoo Park

Art Unit

2182

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 25 September 2003.
- 2a) ☐ This action is FINAL. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-15 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-15 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☒ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date 9/25/03
- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: _____

DETAILED ACTION

1. Claims 1-15 are presented for examination.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35

U.S.C. 102 that form the basis for the rejections under this section made in this

Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

3. Claims 1, 3-5, 7-10, 12, and 13 are rejected under 35 U.S.C. 102(e) as being anticipated by Wang et al., US patent No. 6,668,376 B1.

As to claim 1, Wang et al teach a method [col. 3, lines 24-40] for automatically determining a configuration of an I/O connector panel, the method comprising the steps of:

providing information [URL database 13 in fig. 2, col. 3, line 61-col. 4, line 4] about the capabilities of the connector card to a memory within the connector card;

examining [col. 5, lines 1-6] the information in the memory; and

downloading [col. 5, lines 6-15] at least one driver to a system coupled to the I/O connector panel based upon the examined information.

4. As to claim 3, Wang et al teach the downloading step is provided by software that is independent of the type of I/O connector panel [col. 5, lines 6-15].

Art Unit: 2182

5. As to claims 4 and 7, Wang et al teach the system includes a core PC function block [CPU 10 in fig. 2].
6. As to claim 5, Wang et al teach an I/O connector panel comprising:
a plurality of I/O connectors [col. 1, lines 13-16]; and
a memory containing information [URL database 13 in fig. 2, col. 3, line 61-col. 4, line 4] about the capabilities of the connector panel, wherein, when the memory is examined [col. 5, lines 1-6], at least one driver can be downloaded [col. 5, lines 6-15] to a system coupled to the I/O connector.
7. As to claims 8 and 12, Wang et al teach connector logic coupled to the memory for I/O distribution [fig. 2].
8. As to claims 9 and 13, Wang et al teach the memory contains attributes of the I/O connector panel and attributes of each connector installed on the connector panel [col. 3, line 61-col. 4, line 4].
9. As to claim 10, Wang et al teach a processing system comprising:
a core PC function [CPU 10 in fig. 2]; and
at least one I/O connector panel coupled to the core PC function, the at least one connector panel comprising: a plurality of I/O connectors [col. 1, lines 13-16] and a memory containing information [URL database 13 in fig. 2, col. 3, line 61-col. 4, line 4] about the capabilities of the connector panel, wherein, when the memory is examined [col. 5, lines 1-6], at least one driver can be downloaded [col. 5, lines 6-15] to a system coupled to the I/O connector panel.

Art Unit: 2182

10. Claims 1, 3-5, 7-10, 12, and 13 are rejected under 35 U.S.C. 102(e) as being anticipated by O'Neill, US patent application publication No. 2003/0227643 A1.

As to claim 1, O'Neill teaches a method for automatically [paragraph 0046] determining a configuration of an I/O connector panel, the method comprising the steps of:

providing information [server manifest in paragraph 0057] about the capabilities of the connector card to a memory [onboard memory in paragraph 0063] within the connector card;

examining [reviewing/checking the manifest in paragraphs 0048, 0059] the information in the memory; and

downloading [paragraphs 0059, 0061] at least one driver to a system coupled to the I/O connector panel based upon the examined information.

11. As to claim 3, O'Neill teaches the downloading step is provided by software that is independent of the type of I/O connector panel [e.g., update server array in paragraph 0045].

12. As to claims 4 and 7, O'Neill teaches the system includes a core PC function block [server].

13. As to claim 5, O'Neill teaches an I/O connector panel comprising:

a plurality of I/O connectors [e.g., fig. 1D; paragraph 0040]; and

a memory containing information [server manifest in paragraph 0057] about the capabilities of the connector panel, wherein, when the memory is examined [reviewing/checking the manifest in paragraphs 0048, 0059], at least

Art Unit: 2182

one driver can be downloaded [paragraphs 0059, 0061] to a system coupled to the I/O connector.

14. As to claims 8 and 12, O'Neill teaches connector logic coupled to the memory for I/O distribution [e.g., fig. 1D; paragraphs 0040, 0060].

15. As to claims 9 and 13, O'Neill teaches the memory contains attributes of the I/O connector panel and attributes of each connector installed on the connector panel [paragraph 0057].

16. As to claim 10, O'Neill teaches a processing system comprising:

a core PC function [server]; and

at least one I/O connector panel coupled to the core PC function, the at least one connector panel comprising: a plurality of I/O connectors [e.g., fig. 1D; paragraph 0040] and a memory containing information [server manifest in paragraph 0057] about the capabilities of the connector panel, wherein, when the memory is examined [reviewing/checking the manifest in paragraphs 0048, 0059], at least one driver can be downloaded [paragraphs 0059, 0061] to a system coupled to the I/O connector panel.

Claim Rejections - 35 USC § 103

17. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Art Unit: 2182

18. Claims 2, 6, 11, 14, and 15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Wang et al., US patent No. 6,668,376 B1 in view of Shinohara et al., Japanese Laid-open patent No. 2001-117835.

As to claim 14, Wang et al teach a processing system comprising:

a core PC function [CPU 10 in fig. 2]; and

a plurality of I/O connector panels coupled to the core PC function, each of the plurality of connector panels comprising a plurality of I/O connectors [col. 1, lines 13-16], a memory containing information [URL database 13 in fig. 2, col. 3, line 61-col. 4, line 4] about the capabilities of the connector panel, wherein, when the memory is examined [col. 5, lines 1-6], at least one driver can be downloaded [col. 5, lines 6-15] to a system coupled to the I/O connector panel, and connector logic coupled to the memory for I/O distribution.

Wang et al teach the memory storing a URL database indicating a location of a device driver to be downloaded. However, Wang et al do not explicitly disclose the memory is in the form of EEROM. Shinohara et al teach a memory in the form of EEROM [flash ROM 118] storing a URL indicating a location of a device driver to be downloaded. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to include memory in the form of EEROM in order to increase flexibility to easily adapt adds or changes of the URL database of manufacturers of peripheral devices.

19. As to claims 2, 6, and 11, Shinohara et al teach a memory in the form of EEROM.

Art Unit: 2182

20. As to claim 15, Wang et al teach the memory contains attributes of the I/O connector panel and attributes of each connector installed on the connector panel [col. 3, line 61-col. 4, line 4].

21. As to claim 10, O'Neill teaches a processing system comprising:

a core PC function [server]; and

at least one I/O connector panel coupled to the core PC function, the at least one connector panel comprising: a plurality of I/O connectors [e.g., fig. 1D; paragraph 0040] and a memory containing information [server manifest in paragraph 0057] about the capabilities of the connector panel, wherein, when the memory is examined [reviewing/checking the manifest in paragraphs 0048, 0059], at least one driver can be downloaded [paragraphs 0059, 0061] to a system coupled to the I/O connector panel.

22. Claims 2, 6, 11, 14, and 15 are rejected under 35 U.S.C. 103(a) as being unpatentable over O'Neill, US patent application publication No. 2003/0227643 A1 in view of well known in the art.

As to claim 14, O'Neill teaches a processing system comprising:

a core PC function [server]; and

a plurality of I/O connector panels coupled to the core PC function, each of the plurality of connector panels comprising a plurality of I/O connectors [e.g., fig. 1D; paragraph 0040], a memory containing information [server manifest in paragraph 0057] about the capabilities of the connector panel, wherein, when the memory is examined [reviewing/checking the manifest in paragraphs 0048, 0059], at least one driver can be downloaded [paragraphs 0059, 0061] to a

Art Unit: 2182

system coupled to the I/O connector panel, and connector logic coupled to the memory for I/O distribution.

O'Neill teaches the memory storing a list of available update packages to be downloaded and the list is expected to be changed to reflect a new load from the update generator 102 [paragraph 0061]. However, O'Neill does not explicitly disclose the memory is in the form of EEROM. It is well known in the art of memory in the form of EEROM. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to include memory in the form of EEROM in order to increase simplicity/changeability keep the manifest in non-volatile rather than other type of memory, such as disk.

23. As to claims 2, 6, and 11, the well known in the art teaches a memory in the form of EEROM.

24. As to claim 15, O'Neill teaches the memory contains attributes of the I/O connector panel and attributes of each connector installed on the connector panel [paragraph 0057].


Conclusion

25. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Ilwoo Park whose telephone number is (571) 272-4155. The examiner can normally be reached on Monday through Friday from 9:00 AM to 5:30 PM. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Dov Popovici can be reached on (571) 272-4083. The fax phone number for the organization where this application or proceeding is assigned is (571) 273-8300. Information regarding the status of an

Art Unit: 2182

application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

**ILWOO PARK
PRIMARY EXAMINER**

A handwritten signature in cursive script, appearing to read "Ilwoo Park", written in black ink.

Ilwoo Park

August 05, 2005